TMS320F243PGEA

Product Summary

The TMS320F243PGEA is a digital signal processor (DSP) controller based on the TMS320C2xx generation of 16-bit fixed-point DSPs. The TMS320F243PGEA is a superset of the ’F241. The device shares similar core and peripherals with some exceptions. This new family is optimized for digital motor/motion control applications. The TMS320F243PGEA combines the enhanced TMS320 architectural design of the ’C2xx core CPU for low-cost, high-performance processing capabilities and several advanced peripherals optimized for motor/motion control applications.

Parametrics

TMS320F243PGEA absolute maximum ratings: (1)Supply voltage range, VDD: -0.3 V to 7 V; (2)Input voltage range: -0.3 V to 7 V; (3)Output voltage range: -0.3 V to 7 V; (4)Operating free-air temperature range, TA: 0℃ to 70℃; (5)Storage temperature range, Tstg: -55℃ to 150℃.

Features

TMS320F243PGEA features: (1)High-Performance Static CMOS Technology; (2)Includes the T320C2xx Core CPU, Object-Compatible With the TMS320C2xx; Source-Code-Compatible With TMS320C25; Upwardly Compatible With TMS320C5x; 50-ns Instruction Cycle Time; (3)Commercial and Industrial Temperature Available; (4)Memory, 544 Words x 16 Bits of On-Chip Data/Program Dual-Access RAM (DARAM); 8K Words x 16 Bits of Flash EEPROM; 224K Words x 16 Bits of Total Memory Address Reach (’F243 only); (5)External Memory Interface (’F243 only); (6)Event-Manager Module, Eight Compare/Pulse-Width Modulation; (7)(PWM) Channels; Two 16-Bit General-Purpose Timers With; (8)Six Modes, Including Continuous Upand Up/Down Counting; Three 16-Bit Full Compare Units With Deadband; Three Capture Units (Two With Quadrature Encoder-Pulse Interface Capability); Single 10-Bit Analog-to-Digital Converter (ADC) Module With 8 Multiplexed Input Channels; (9)Controller Area Network (CAN) Module; (10)26 Individually Programmable, Multiplexed General-Purpose I/O (GPIO) Pins; (11)Six Dedicated GPIO Pins (’F243 only); (12)Phase-Locked-Loop (PLL)-Based Clock Module; (13)Watchdog (WD) Timer Module; (14)Serial Communications Interface (SCI) Module; (15)16-Bit Serial Peripheral Interface (SPI) Module; (16)Five External Interrupts (Power Drive Protection, Reset, NMI, and Two Maskable Interrupts); (17)Three Power-Down Modes for Low-Power Operation; (18)Scan-Based Emulation; (19)Development Tools Available: Texas Instruments (TIE) ANSI C; (20)Compiler, Assembler/Linker, and C-Source Debugger, Full Range of Emulation Products; Self-Emulation (XDS510E); Third-Party Digital Motor Control and Fuzzy-Logic Development Support; (21)144-Pin QFP PGE Package (’F243); (22)68-Pin PLCC FN Package (’F241); (23)64-Pin QFP PG Package (’F241).

Diagrams