DS92LV1224TMSAX/NOPB

10 Bit, Bus LVDS Deserializer, 28-SSOP, 3 V ~ 3.6 V, DS92LV1224TMSAX/NOPB

Rated 5 Rating 5 | reviews | Write a review

Price:: US $2.99~5.11 / piece [Get Latest Price]

Reference price:

Qty (lots)	Price/lot
	US $2.99~5.11

PartNumber:: DS92LV1224TMSAX/NOPB

Brand:: National Semiconductor - NS | Pack: TSSOP | D/C: 11+

Availability:: Supply Ability: 10000/Week Can Ship Immediately
Delivery: 10-15 Business Days (ships out within 3 Business days)

Quantity:: piece

Total Price:: US $0

Place Order via Escrow Service

Sold By

Mr. Teven's store

(China (Mainland))

add to my favourite

100% Positive feedback

Detailed seller ratings

Visit Store

Contact Now

Esrcow Service

Place orders confidently and securely via it

Safe payments
Quick and easy transactions
Free service charges

Learn More >>

Previous Next

Products Upload time: 2012-01-31

From Other Seller

Part Number:DS92LV1224TMSAX/NOPB
US $2.99 - 5.11
ECA1HHG4R7

US $10.00 - 10.00 / Piece
(0) Remove
HCPL-7800A

US $2.50 - 4.10 / Piece
(0) Remove
Quantity:

piece

Product Summary

The DS92LV1224TMSAX/NOPB is a 10 Bit Bus LVDS Deserializer. It receives the Bus LVDS serial data stream and transforms it back into a 10-bit wide parallel data bus and recovers parallel clock. Since one output transmits clock and data bits serially, the DS92LV1224TMSAX/NOPB eliminates clock-to-data and data-to-data skew. The powerdown pin saves power by reducing supply current when not using either device. By using the synchronization mode, the DS92LV1224TMSAX/NOPB will establish lock to a signal within specified lock times.

Parametrics

DS92LV1224TMSAX/NOPB absolute maximum ratings: (1)Supply Voltage (VCC):-0.3V to +4V; (2)CMOS/TTL Input Voltage:-0.3V to (VCC +0.3V); (3)CMOS/TTL Output Voltage:-0.3V to (VCC +0.3V); (4)Bus LVDS Receiver Input Voltage:-0.3V to +3.9V; (5)Bus LVDS Driver Output Voltage:-0.3V to +3.9V; (6)Bus LVDS Output Short Circuit Duration:10ms; (7)Junction Temperature:+150℃.

Features

DS92LV1224TMSAX/NOPB features: (1)Clock recovery from PLL lock to random data patterns.; (2)Guaranteed transition every data transfer cycle; (3)Chipset (Tx + Rx) power consumption < 500 mW (typ) @ 66 MHz; (4)Single differential pair eliminates multi-channel skew; (5)Flow-through pinout for easy PCB layout; (6)660 Mbps serial Bus LVDS data rate (at 66 MHz clock); (7)10-bit parallel interface for 1 byte data plus 2 control bits; (8)Synchronization mode and LOCK indicator; (9)Programmable edge trigger on clock; (10)High impedance on receiver inputs when power is off; (11)Bus LVDS serial output rated for 27Ω load; (12)Small 28-lead SSOP package.